Analog memory is of great importance in neurocomputing technologies field, but still remains difficult to implement. With emergence of memristors in VLSI technologies the idea of designing scalable analog data storage elements finds its second wind. A memristor, known for its history dependent resistance levels, independently can provide blocks of binary or discrete state data storage. However, using single memristor to save the analog value is practically limited due to the device variability and implementation complexity. In this paper, we present a new design of discrete state memory cell consisting of subcells constructed from a memristor and its resistive network. A memristor in the sub-cells provides the storage element, while its resistive network is used for programming its resistance. Several sub-cells are then connected in parallel, resembling potential divider configuration. The output of the memory cell is the voltage resulting from distributing the input voltage among the sub-cells. Here, proposed design was programmed to obtain 10 and 27 different output levels depending on the configuration of the combined resistive networks within the sub-cell. Despite the simplicity of the circuit, this realization of multilevel memory provides increased number of output levels compared to previous designs of memory technologies based on memristors. Simulation results of proposed memory are analyzed providing explicit data on the issues of distinguishing discrete analog output levels and sensitivity of the cell to oscillations in write signal patterns.
I. INTRODUCTION
Majority of the memory technologies in the market today can store two logic states reflecting the widespread need and use of binary logic. Therefore the data obtained from sensors that are analog in nature are digitized before it is processed and stored in the memory, consuming time, energy and die area [1] . An alternative approach would be to process and store the signals in analog domain, which requires traditional memory technologies to be exploited beyond binary logic.
There are several reasons to make an effort towards developing non-binary memory devices. One of them is the evolution of many valued logic gates that push the speed limits of computing [2] . The other motivation of designing analog memory is make use of it in neuromorphic designs to store synaptic-weights of artificial neural networks [3] . One of the early designs that exploited analog memory in neural networks was Adaline (Adaptive Linear Neuron or later Adaptive Linear Element) which memory element consisted of memistors [4] . A memistor (memory resistor) is a threeterminal device, made from an electroplating cell, that had thousands of possible analog storage levels [5] . The main limitation of the technology was its non-scaling property which prevented its further development.
Another three-terminal device that was widely used to implement analog memory cells is a floating gate transistor. Analog output of floating gate memory devices heavily relied on accurate control of charge injections and operated in high range of voltage levels [6] .
Multi-level Flash cells [7] and PRAM [8] are another set of attempts to build analog memory. Multi-level flash is also a floating gate device that uses multiple levels per cell that can store more than one bit using the same number of transistors. PRAM is a type of non-volatile random-access memory that exploits behavior of chalcogenide glass [9] . PRAM's switching time and inherent scalability makes it appealing element for building analog data storage, but its temperature sensitivity presents a notable issue [10] , that has to be considered during fabrication. PRAM for brain-like associative learning is described in [11] .
In recent publications analog memory integration into image sensor [12] and analog in-memory computations for neural network acceleration [13] combine capacitors and transistors for analog information storage using CMOS technology. There are also emerging memory technologies based on magnetic devices that are claimed to achieve significantly high integration with GP SIMD (General purpose single instruction, multiple data) and utilizes resistive crossbar technology [14] . A different approach to realise the resistive multilevel memory would be using a memristor, a two terminal electrical component, the value of which is the linear relation between the charge and flux [15] , [16] , [17] . Memistor has multilevel resistance property that can be controlled by the voltage or current applied across the device as a function of time and can be programmed to any resistance level between a maximum possible resistance and minimum resistance [18] . To develop a memristor based multilevel memory, the earlier designs widely used reference resistance arrays [19] , crossbar technology [20] , [21] , hybrid structure with CMOS [22] . In this paper, we propose a novel design of a memory cell that exploits the multilevel property of memristors. The main difference of the proposed memory cell compared to the previously implemented architectures is in its simplistic approach to write, reset, read and store the information purely based on memristors. Which means the area and power consumption will be less due to the basic properties of memristors as small area, fast read times, low leakage currents [23] , [24] . The memristors in a cell are connected in a potential divider configuration, where the potential differences across each memristor are controlled to generate discrete analog states.
The Section II explains the design of the proposed memory focusing on the number of stored values, setting the resistive states of memristive sub-circuits and simulation results of the proposed memory cell. Further, the analyses on discrete analog output levels are provided. 
II. PROPOSED RESISTIVE MEMORY NETWORK
Memristors can store two logic states reflecting its ability to switch between two distinct resistance levels [25] . While there have been attempts to quantize the resistance levels, it was noted that the complexity of the devices increases relatively. In this work we propose to use set of memristors to build a multi-level memory cell. Figure 1 shows the proposed design of a memory cell that has 5 input (reset, read and 3 write ports) and 1 output ports constructed from 3 sub-cells. Each sub-cell of the memory consists of a memristor and equal valued 4 resistors, which are regarded as resistive network. Resistive network serves to separate each sub-cell from others. Another function of resistors is to separate V r read, V s reset, V w1 , V w2 , V w3 write and V out output ports in the cell.
A. Number of stored values
In general, the memory cell with n sub-cells can store m n discrete values, where m is the number of different levels of voltage that is applied through V w1 , V w2 , V w3 . To program each memristor to the desired state the write signal V w is applied at the positive terminal of the memristors and the reset signal V s , that precedes every write operation to erase previous states, is applied from the negative terminal of the device. Read signal V r is applied for reading the m n combination of memory states at the output V out of the circuit.
In this paper we present simulation results of the memory cell with n = 3 sub-cells, each of them programmable to m = 3 (0,1,2) states which results in up to 27 level discrete analog memory. 
B. Setting the resistive states of a memristor
The real-time programming of the memristor requires the application of a voltage pulse such that it is greater than its threshold switching voltage. The range of writing voltage can be selected according to the memristor model, so the highest positive values are for writing highest resistance levels and highest negative value is used for the reset operation. Throughout this paper, we have used Pickett memristor model [26] , and kept the voltage in the range of -3V and +3V.
Implementation of the proposed design with three memristors in a single cell results in a multi-valued memory with (3 3 =27) levels. Each sub-cell can store three different values indicating a ternary logic system with the possible V w values of V max , V max /2, and V gnd voltage levels (Figure 1) .
The reset pulse signal with an amplitude of V max and time period of 100ns precede every write operation to restore the initial state of the sub-cell. In case of writing logic 0 write signal V w is set to 0V. The writing process itself is quite simple, for the desired value of logic 1 or logic 2 respective 1.5V, 3V voltage level is driven into the write line for the same 100 ns period. The write signal activates the cell and changes the resistive value of the memristor. Figure 2 illustrates the timeline example of writing the value of 021 to the cell overall, applying 0V, 3V and 1.5V to the V w1 , V w2 , V w3 ports respectively, after resetting the sub-cells with single 3V V s pulse.
1) Read operation:
The read voltages V r of 0.1V that is much lower than V max is applied for shorter period -50ns to enable the read operation without changing the resistive states of sub-cells. As it is shown in Fig.2 the control signal V s and the write enable signal V w are connected to the ground during the operation. The output voltage V out is indicative of the effective discrete analog level of the memory cell: 
C. Simulations and results
The simulation of the proposed circuit was done using HP memristor model [26] . Configuring the resistive network as R 1 = R 2 = R 3 = 20Ω resulted in 10 output levels, but to achieve 27 output levels the values of resistors was set as R 1 = 20Ω, R 2 = 60Ω, and R 3 = 180Ω. These semiconductor resistors account for the wire resistances and also help with differentiating voltage levels between the sub-cells. Figure 3(a) shows that output voltage levels resulting from simulation of the three memristor cells shown in Fig. 1 achieves 10 distinct discrete levels, when the resistors R 1 , R 2 and R 3 set to same value of 20Ω. Changing the resistance values of the sub-cells i.e. ∀R 1 = R 2 = R 3 results in changing the voltage drop across the potential divider configuration within each sub-cells shown in Fig. 1 . This change in output voltage of the subcells lead to differentiated voltage levels at the output of the proposed memory cell. Figure 3(b) shows an example of the increased number of discrete voltage levels to 27 when the resistor values are set to R 1 = 20Ω, R 2 = 60Ω, and R 3 = 180Ω. In Fig. 3(b) it can be noted that some of the values like 112 and 121, 121 and 220, 201 and 102, 102 and 110 have very close discrete voltages that can reduce the discrimination between the output voltage levels. On the other hand, when the wire resistance of the memristors are the same in each subcell (20 ohms) only 10 different output values can be achieved. Looking at the differences of its voltage levels in Fig. 2(a) it can be noticed that there is only one pair of closest values that are 222 and 122. Table 1 shows the different logical states within each of the three sub-cells ( Fig. 1) to achieve 27 different levels. Within a given sub-cell memristors are set to work in a ternary logic, with each logic state taking a different resistance value to ensure sufficient separation between the output voltages of the three sub-cells. It can be seen that resistance values for logic state 2 is extremely high which reflects the modeling issue of physical behaviour of memristors. This may be calibrated working with a real device, configuring the values of resistive network around the sub-cell. The histogram of differences between subsequent output levels like 222 and 122, 122 and 112 shown in Fig. 3 (a) are given as a relative percentage in Fig. 4 . It can be seen that an increase in the number of levels decreases the output voltage differences between the levels. For example in 27 level memory 23 subsequent levels have less than 20% relative change in their values, while 10 level memory exhibits greater change with most of the values being between 20 and 40%.This relative change indicates that a 10 level cell can be more robust in operation than a 27 level cell for the given set of programming voltage levels (i.e. [0V, 3V]). Table 2 on the other hand provides analysis on the sensitivity of the output states relative to the changes in write signal pattern applied through the write signal (V w ). The table indicates the results for a 5% change in write signal V w pattern for 27 level and 10 level memory cell. In the column corresponding to 10 level memory cell same values of different write patterns like 001, 010, 100 and 002, 020, 200 are highlighted with the same colors. Overall, the 27 level cell exhibits higher degree of tolerance to changes in write signal pattern as opposed to 10 level cell, with average relative errors being 8.55%, and 14.98%, respectively. 
III. CONCLUSION
Designing scalable analog memory has been one of the primary research interests in neuromorphic engineering field as analog memory provides a building block for hardware bio-inspired learning systems like neural networks. In this paper we address this problem proposing the design of discrete analog memory using multiple memristive sub-cells. Despite the current design of the memory can store up to 27 levels, continuous output levels can be achieved with proposed configuration by combination of additional sub-cells without considerable overload of the structure due to the nano-scale size and fast switching properties of memristors.
